"An Integrated CAD Methodology for Evaluating MOSFET and Parasitic ..."

Koushik K. Das, Steven G. Walker, Manjul Bhushan (2007)

> Home

Details and statistics

DOI: 10.1109/JPROC.2006.890091

access: closed

type: Journal Article

metadata version: 2020-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/pieee/DasWB07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/pieee/DasWB07
Koushik K. Das, Steven G. Walker, Manjul Bhushan:
An Integrated CAD Methodology for Evaluating MOSFET and Parasitic Extraction Models and Variability. Proc. IEEE 95(3): 670-687 (2007)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.