"Fixed latency on-chip interconnect for hardware spiking neural network ..."

Sandeep Pande et al. (2013)

> Home

Details and statistics

DOI: 10.1016/J.PARCO.2013.04.010

access: closed

type: Journal Article

metadata version: 2020-02-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/pc/PandeMSBRMCHM13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/pc/PandeMSBRMCHM13
Sandeep Pande, Fearghal Morgan, Gerard J. M. Smit, Tom M. Bruintjes, Jochem H. Rutgers, Brian McGinley, Seamus Cawley, Jim Harkin, Liam McDaid:
Fixed latency on-chip interconnect for hardware spiking neural network architectures. Parallel Comput. 39(9): 357-371 (2013)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.