"Implementing a Low Cost, Low Latency Parallel Platform."

Giovanni Chiola, Giuseppe Ciaccio (1997)

> Home

Details and statistics

DOI: 10.1016/S0167-8191(96)00072-5

access: closed

type: Journal Article

metadata version: 2020-02-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/pc/ChiolaC97
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/pc/ChiolaC97
Giovanni Chiola, Giuseppe Ciaccio:
Implementing a Low Cost, Low Latency Parallel Platform. Parallel Comput. 22(13): 1703-1717 (1997)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.