"Implementation of a noise-coexistence threshold logic architecture on a ..."

Ryota Kuroda, Seiya Kasai (2017)

> Home

Details and statistics

DOI: 10.1080/17445760.2016.1201673

access: closed

type: Journal Article

metadata version: 2020-03-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/paapp/KurodaK17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/paapp/KurodaK17
Ryota Kuroda, Seiya Kasai:
Implementation of a noise-coexistence threshold logic architecture on a GaAs-based nanowire FET network. Int. J. Parallel Emergent Distributed Syst. 32(3): 287-294 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.