"V2Va +: An Efficient SystemVerilog & Verilog-to-Verilog-A Translator ..."

Chao Wang et al. (2024)

> Home

Details and statistics

DOI: 10.1109/OJCAS.2024.3451530

access: open

type: Journal Article

metadata version: 2025-01-25

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/ojcands/WangSHLGLZZML24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ojcands/WangSHLGLZZML24
Chao Wang, Yicong Shao, Jiajie Huang, Wangzilu Lu, Zhiwen Gu, Longfan Li, Yuhang Zhang, Jian Zhao, Wei Mao, Yongfu Li:
V2Va +: An Efficient SystemVerilog & Verilog-to-Verilog-A Translator for Accelerated Mixed-Signal Simulation. IEEE Open J. Circuits Syst. 5: 387-397 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.