"Analysis and Verilog-A Modeling of Floating-Gate Transistors."

Sayma Nowshin Chowdhury, Matthew Chen, Sahil Shah (2025)

> Home

Details and statistics

DOI: 10.1109/OJCAS.2024.3524363

access: open

type: Journal Article

metadata version: 2025-03-07

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/ojcands/ChowdhuryCS25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ojcands/ChowdhuryCS25
Sayma Nowshin Chowdhury, Matthew Chen, Sahil Shah:
Analysis and Verilog-A Modeling of Floating-Gate Transistors. IEEE Open J. Circuits Syst. 6: 63-73 (2025)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.