"Preprocessing Steiner problems from VLSI layout."

Eduardo Uchoa, Marcus Poggi de Aragão, Celso C. Ribeiro (2002)

> Home

Details and statistics

DOI: 10.1002/NET.10035

access: closed

type: Journal Article

metadata version: 2022-04-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/networks/UchoaAR02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/networks/UchoaAR02
Eduardo Uchoa, Marcus Poggi de Aragão, Celso C. Ribeiro:
Preprocessing Steiner problems from VLSI layout. Networks 40(1): 38-50 (2002)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.