"An FPGA Implementation of Deep Spiking Neural Networks for Low-Power and ..."

Xiping Ju et al. (2020)

> Home

Details and statistics

DOI: 10.1162/NECO_A_01245

access: closed

type: Journal Article

metadata version: 2020-09-01

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/neco/JuFYXT20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/neco/JuFYXT20
Xiping Ju, Biao Fang, Rui Yan, Xiaoliang Xu, Huajin Tang:
An FPGA Implementation of Deep Spiking Neural Networks for Low-Power and Fast Classification. Neural Comput. 32(1): 182-204 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.