"An FPGA-based design for a real-time image denoising using approximated ..."

Sumit Kumar, Rajib Kumar Jha (2020)

> Home

Details and statistics

DOI: 10.1007/S11045-020-00709-0

access: closed

type: Journal Article

metadata version: 2021-10-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mssp/KumarJ20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mssp/KumarJ20
Sumit Kumar, Rajib Kumar Jha:
An FPGA-based design for a real-time image denoising using approximated fractional integrator. Multidimens. Syst. Signal Process. 31(4): 1317-1339 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.