"Interval optimal design of 3-D TSV stacked chips package reliability by ..."

Hsin-En Cheng, Rong-Sheng Chen (2014)

> Home

Details and statistics

DOI: 10.1016/J.MICROREL.2014.08.018

access: closed

type: Journal Article

metadata version: 2020-02-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mr/ChengC14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mr/ChengC14
Hsin-En Cheng, Rong-Sheng Chen:
Interval optimal design of 3-D TSV stacked chips package reliability by using the genetic algorithm method. Microelectron. Reliab. 54(12): 2881-2897 (2014)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.