default search action
"A 1.8 V 98.6 dB SNDR discrete-time CMOS delta-sigma ADC."
Cong Wei et al. (2024)
- Cong Wei, Chengying Chen, Gongxing Huang, Lijie Huang, Renping Wang, Rongshan Wei:
A 1.8 V 98.6 dB SNDR discrete-time CMOS delta-sigma ADC. Microelectron. J. 144: 106069 (2024)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.