"Energy efficient design of CNFET-based multi-digit ternary adders."

Chetan Vudadha, Sai Phaneendra Parlapalli, M. B. Srinivas (2018)

> Home

Details and statistics

DOI: 10.1016/J.MEJO.2018.02.004

access: closed

type: Journal Article

metadata version: 2020-02-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mj/VudadhaPS18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mj/VudadhaPS18
Chetan Vudadha, Sai Phaneendra Parlapalli, M. B. Srinivas:
Energy efficient design of CNFET-based multi-digit ternary adders. Microelectron. J. 75: 75-86 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.