"Characterization and optimization of junctionless gate-all-around ..."

V. Bharath Sreenivasulu, Vadthiya Narendar (2021)

> Home

Details and statistics

DOI: 10.1016/J.MEJO.2021.105214

access: closed

type: Journal Article

metadata version: 2021-10-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mj/SreenivasuluN21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mj/SreenivasuluN21
V. Bharath Sreenivasulu, Vadthiya Narendar:
Characterization and optimization of junctionless gate-all-around vertically stacked nanowire FETs for sub-5 nm technology nodes. Microelectron. J. 116: 105214 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.