"Implementation of a low power 16-bit radix-4 pipelined SRT divider using a ..."

Shirin Pourashraf, Sayed Masoud Sayedi (2013)

> Home

Details and statistics

DOI: 10.1016/J.MEJO.2013.08.001

access: closed

type: Journal Article

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mj/PourashrafS13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mj/PourashrafS13
Shirin Pourashraf, Sayed Masoud Sayedi:
Implementation of a low power 16-bit radix-4 pipelined SRT divider using a modified Split-Path Data Driven Dynamic Logic (SPD³L) structure. Microelectron. J. 44(12): 1165-1174 (2013)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.