"Design and modelling of a multi-standard fractional PLL in CMOS/SOI ..."

Gilles Jacquemod et al. (2008)

> Home

Details and statistics

DOI: 10.1016/J.MEJO.2008.01.069

access: closed

type: Journal Article

metadata version: 2020-02-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mj/JacquemodGNFTV08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mj/JacquemodGNFTV08
Gilles Jacquemod, Lionel Geynet, Benjamin Nicolle, Emeric de Foucauld, William Tatinian, Pierre Vincent:
Design and modelling of a multi-standard fractional PLL in CMOS/SOI technology. Microelectron. J. 39(9): 1130-1139 (2008)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.