"A two-stage slicer employing body biasing for 64-Gb/s PAM4 wireline ..."

Ai He et al. (2024)

> Home

Details and statistics

DOI: 10.1016/J.MEJO.2024.106337

access: closed

type: Journal Article

metadata version: 2024-09-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mj/HeLLZGWZWYX24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mj/HeLLZGWZWYX24
Ai He, Binhong Li, Jianzhong Li, Xing Zhao, Jincai Guo, Jianping Wang, Xiangqian Zeng, Yun Wang, Tianchun Ye, Quan Xue:
A two-stage slicer employing body biasing for 64-Gb/s PAM4 wireline receiver in 22-nm FDSOI technology. Microelectron. J. 151: 106337 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.