![](https://dblp.uni-trier.de./img/logo.320x120.png)
![search dblp search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
default search action
"Step thickness drift region automatic design of SOI LDMOS using ..."
Jing Chen et al. (2024)
- Jing Chen
, Jiajun Guo, Qing Yao, Kemeng Yang, Jun Zhang, Jiafei Yao, Yufeng Guo:
Step thickness drift region automatic design of SOI LDMOS using physics-inspired constrained simulated annealing algorithm. Microelectron. J. 153: 106410 (2024)
![](https://dblp.uni-trier.de./img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.