"A Parallel and Updatable Architecture for FPGA-Based Packet Classification ..."

Yao Xin et al. (2023)

> Home

Details and statistics

DOI: 10.1109/MM.2023.3238012

access: closed

type: Journal Article

metadata version: 2025-02-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/micro/XinLXXW23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/micro/XinLXXW23
Yao Xin, Wenjun Li, Gaogang Xie, Yang Xu, Yi Wang:
A Parallel and Updatable Architecture for FPGA-Based Packet Classification With Large-Scale Rule Sets. IEEE Micro 43(2): 110-119 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.