"A Low-Latency and Low-Power Approach for Coherency and Memory Protocols on ..."

Debendra Das Sharma (2022)

> Home

Details and statistics

DOI: 10.1109/MM.2021.3137807

access: closed

type: Journal Article

metadata version: 2022-04-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/micro/Sharma22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/micro/Sharma22
Debendra Das Sharma:
A Low-Latency and Low-Power Approach for Coherency and Memory Protocols on PCI Express 6.0 PHY at 64.0 GT/s With PAM-4 Signaling. IEEE Micro 42(2): 37-43 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.