"Power-Efficient Error Tolerance in Chip Multiprocessors."

M. Wasiur Rashid et al. (2005)

> Home

Details and statistics

DOI: 10.1109/MM.2005.118

access: closed

type: Journal Article

metadata version: 2022-01-03

- view
  authority control:
- export record
  dblp key:
  - journals/micro/RashidTHA05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/micro/RashidTHA05
M. Wasiur Rashid, Edwin J. Tan, Michael C. Huang, David H. Albonesi:
Power-Efficient Error Tolerance in Chip Multiprocessors. IEEE Micro 25(6): 60-70 (2005)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.