"Low-Power Design Approach of 11FO4 256-Kbyte Embedded SRAM for the ..."

Toru Asano et al. (2005)

> Home

Details and statistics

DOI: 10.1109/MM.2005.94

access: closed

type: Journal Article

metadata version: 2017-05-20

- view
  authority control:
- export record
  dblp key:
  - journals/micro/AsanoSDTWCNKY05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/micro/AsanoSDTWCNKY05
Toru Asano, Joel Silberman, Sang H. Dhong, Osamu Takahashi, Michael White, Scott R. Cottier, Takaaki Nakazato, Atsushi Kawasumi, Hiroshi Yoshihara:
Low-Power Design Approach of 11FO4 256-Kbyte Embedded SRAM for the Synergistic Processor Element of a Cell Processor. IEEE Micro 25(5): 30-38 (2005)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.