"Design of a soft error hardened SRAM cell with improved access time for ..."

V. K. Tomar, Ashish Sachdeva (2022)

> Home

Details and statistics

DOI: 10.1016/J.MICPRO.2022.104445

access: closed

type: Journal Article

metadata version: 2023-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mam/TomarS22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mam/TomarS22
V. K. Tomar, Ashish Sachdeva:
Design of a soft error hardened SRAM cell with improved access time for embedded systems. Microprocess. Microsystems 90: 104445 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.