"A layered architecture for real-time systems."

N. V. Satyanarayana, Rajib Mall, Ajit Pal (1996)

> Home

Details and statistics

DOI: 10.1016/0141-9331(96)01087-3

access: closed

type: Journal Article

metadata version: 2024-05-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mam/SatyanarayanaMP96
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mam/SatyanarayanaMP96
N. V. Satyanarayana, Rajib Mall, Ajit Pal:
A layered architecture for real-time systems. Microprocess. Microsystems 20(4): 241-250 (1996)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.