"An approach towards selective harmonic elimination switching pattern of ..."

> Home

Details and statistics

DOI: 10.1016/J.MICPRO.2020.103292

access: closed

type: Withdrawn Item

metadata version: 2023-04-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mam/RameshS20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mam/RameshS20
(Withdrawn) An approach towards selective harmonic elimination switching pattern of cascade switched capacitor twenty nine-level inverter using artificial bee colony algorithm. Microprocess. Microsystems 79: 103292 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.