"To implement positive feedback adiabatic logic (PFAL) - NAND technique on ..."

K. Parthiban, S. Sasikumar (2020)

> Home

Details and statistics

DOI: 10.1016/J.MICPRO.2019.102856

access: closed

type: Journal Article

metadata version: 2020-06-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mam/ParthibanS20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mam/ParthibanS20
K. Parthiban, S. Sasikumar:
To implement positive feedback adiabatic logic (PFAL) - NAND technique on low power Zigbee applications for processor applications. Microprocess. Microsystems 76: 102856 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.