"Adaptive voltage scaling in a heterogeneous FPGA device with memory and ..."

José L. Núñez-Yáñez (2017)

> Home

Details and statistics

DOI: 10.1016/J.MICPRO.2017.04.021

access: closed

type: Journal Article

metadata version: 2020-04-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mam/Nunez-Yanez17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mam/Nunez-Yanez17
José L. Núñez-Yáñez:
Adaptive voltage scaling in a heterogeneous FPGA device with memory and logic in-situ detectors. Microprocess. Microsystems 51: 227-238 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.