"Power mitigation of a heterogeneous multicore architecture on FPGA/ASIC by ..."

Sajjad Nouri, Davide Rossi, Jari Nurmi (2018)

> Home

Details and statistics

DOI: 10.1016/J.MICPRO.2018.09.010

access: closed

type: Journal Article

metadata version: 2022-03-16

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mam/NouriRN18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mam/NouriRN18
Sajjad Nouri, Davide Rossi, Jari Nurmi:
Power mitigation of a heterogeneous multicore architecture on FPGA/ASIC by DFS/DVFS techniques. Microprocess. Microsystems 63: 259-268 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.