"Design and implementation of low power and high speed multiplier using ..."

V. Muralidharan, N. Sathish Kumar (2020)

> Home

Details and statistics

DOI: 10.1016/J.MICPRO.2020.103054

access: closed

type: Journal Article

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mam/MuralidharanK20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mam/MuralidharanK20
V. Muralidharan, N. Sathish Kumar:
Design and implementation of low power and high speed multiplier using quaternary carry look-ahead adder. Microprocess. Microsystems 75: 103054 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.