"A practical low-latency router architecture with wing channel for on-chip ..."

Ming-che Lai et al. (2011)

> Home

Details and statistics

DOI: 10.1016/J.MICPRO.2010.09.002

access: closed

type: Journal Article

metadata version: 2020-09-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mam/LaiGMXW11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mam/LaiGMXW11
Ming-che Lai, Lei Gao, Sheng Ma, Nong Xiao, Zhiying Wang:
A practical low-latency router architecture with wing channel for on-chip network. Microprocess. Microsystems 35(2): 98-109 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.