"Reconfigurable system for high-speed and diversified AES using FPGA."

Ming-Haw Jing et al. (2007)

> Home

Details and statistics

DOI: 10.1016/J.MICPRO.2006.02.018

access: closed

type: Journal Article

metadata version: 2020-05-18

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mam/JingCCC07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mam/JingCCC07
Ming-Haw Jing, Zih-Heng Chen, Jian-Hong Chen, Yan-Haw Chen:
Reconfigurable system for high-speed and diversified AES using FPGA. Microprocess. Microsystems 31(2): 94-102 (2007)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.