"Design of 2-1 Multiplexer based high-speed, Two-Stage 90 nm Carry Select ..."

B. Jeevan et al. (2023)

> Home

Details and statistics

DOI: 10.1016/J.MICPRO.2023.104846

access: closed

type: Journal Article

metadata version: 2023-08-18

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mam/JeevanBKS23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mam/JeevanBKS23
B. Jeevan, K. Bikshalu, E. Hari Krishna, Kosaraju Sivani:
Design of 2-1 Multiplexer based high-speed, Two-Stage 90 nm Carry Select Adder for fast arithmetic units. Microprocess. Microsystems 99: 104846 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.