"TileNET: Hardware accelerator for ternary Convolutional Neural Networks."

Sagar Eetha et al. (2021)

> Home

Details and statistics

DOI: 10.1016/J.MICPRO.2021.104039

access: closed

type: Journal Article

metadata version: 2021-05-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mam/EethaKPVMP21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mam/EethaKPVMP21
Sagar Eetha, Sruthi P. K., Vibha Panty, Sahu Sai Vikram, Mihir Mody, Madhura Purnaprajna:
TileNET: Hardware accelerator for ternary Convolutional Neural Networks. Microprocess. Microsystems 83: 104039 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.