"Power-efficient dual-edge implicit pulse-triggered flip-flop with an ..."

Liang Geng, Jizhong Shen, Congyuan Xu (2016)

> Home

Details and statistics

DOI: 10.1631/FITEE.1500293

access: closed

type: Journal Article

metadata version: 2020-03-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jzusc/GengSX16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jzusc/GengSX16
Liang Geng, Jizhong Shen, Congyuan Xu:
Power-efficient dual-edge implicit pulse-triggered flip-flop with an embedded clock-gating scheme. Frontiers Inf. Technol. Electron. Eng. 17(9): 962-972 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.