"A 0.0285-mm2 0.68-pJ/bit Single-Loop Full-Rate Bang-Bang CDR ..."

Xiaoteng Zhao et al. (2022)

> Home

Details and statistics

DOI: 10.1109/JSSC.2021.3113773

access: closed

type: Journal Article

metadata version: 2022-02-08

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/ZhaoCMM22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/ZhaoCMM22
Xiaoteng Zhao, Yong Chen, Pui-In Mak, Rui Paulo Martins:
A 0.0285-mm² 0.68-pJ/bit Single-Loop Full-Rate Bang-Bang CDR Without Reference and Separate FD Pulling Off an 8.2-Gb/s/μs Acquisition Speed of the PAM-4 Input in 28-nm CMOS. IEEE J. Solid State Circuits 57(2): 546-561 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.