"A 0.25-0.4-V, Sub-0.11-mW/GHz, 0.15-1.6-GHz PLL Using an Offset Dual-Path ..."

Zhao Zhang, Guang Zhu, C. Patrick Yue (2021)

> Home

Details and statistics

DOI: 10.1109/JSSC.2020.3028376

access: closed

type: Journal Article

metadata version: 2021-06-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/ZhangZY21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/ZhangZY21
Zhao Zhang, Guang Zhu, C. Patrick Yue:
A 0.25-0.4-V, Sub-0.11-mW/GHz, 0.15-1.6-GHz PLL Using an Offset Dual-Path Architecture With Dynamic Charge Pumps. IEEE J. Solid State Circuits 56(6): 1871-1885 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.