"A 0.004-mm2 3.65-mW 7-Bit 2-GS/s Single-Channel GRO-Based ..."

Chenghao Zhang et al. (2023)

> Home

Details and statistics

DOI: 10.1109/JSSC.2023.3282412

access: closed

type: Journal Article

metadata version: 2023-11-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/ZhangWCLY23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/ZhangWCLY23
Chenghao Zhang, Jiangbo Wei, Yong Chen, Maliang Liu, Yintang Yang:
A 0.004-mm² 3.65-mW 7-Bit 2-GS/s Single-Channel GRO-Based Time-Domain ADC Incorporating Dead-Zone Elimination and On-Chip Folding-Offset Calibration in 28-nm CMOS. IEEE J. Solid State Circuits 58(11): 3179-3193 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.