"An Efficient 10GBASE-T Ethernet LDPC Decoder Design With Low Error Floors."

Zhengya Zhang et al. (2010)

> Home

Details and statistics

DOI: 10.1109/JSSC.2010.2042255

access: closed

type: Journal Article

metadata version: 2022-12-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/ZhangAWN10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/ZhangAWN10
Zhengya Zhang, Venkat Anantharam, Martin J. Wainwright, Borivoje Nikolic:
An Efficient 10GBASE-T Ethernet LDPC Decoder Design With Low Error Floors. IEEE J. Solid State Circuits 45(4): 843-855 (2010)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.