"Equalization and clock recovery for a 2.5-10-Gb/s 2-PAM/4-PAM backplane ..."

Jared L. Zerbe et al. (2003)

> Home

Details and statistics

DOI: 10.1109/JSSC.2003.818572

access: closed

type: Journal Article

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/ZerbeWSCWTKSHTK03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/ZerbeWSCWTKSHTK03
Jared L. Zerbe, Carl W. Werner, Vladimir Stojanovic, Fred Chen, Jason Wei, Grace Tsang, Dennis Kim, William F. Stonecypher, Andrew Ho, Timothy P. Thrush, Ravi T. Kollipara, Mark A. Horowitz, Kevin S. Donnelly:
Equalization and clock recovery for a 2.5-10-Gb/s 2-PAM/4-PAM backplane transceiver cell. IEEE J. Solid State Circuits 38(12): 2121-2130 (2003)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.