"1.6 Gb/s/pin 4-PAM signaling and circuits for a multidrop bus."

Jared L. Zerbe et al. (2001)

> Home

Details and statistics

DOI: 10.1109/4.918912

access: closed

type: Journal Article

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/ZerbeCWTLGD01
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/ZerbeCWTLGD01
Jared L. Zerbe, Pak Shing Chau, Carl W. Werner, Timothy P. Thrush, H. J. Liaw, Bruno W. Garlepp, Kevin S. Donnelly:
1.6 Gb/s/pin 4-PAM signaling and circuits for a multidrop bus. IEEE J. Solid State Circuits 36(5): 752-760 (2001)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.