"A high-speed CMOS dual-phase dynamic-pseudo NMOS ((DP)2) latch ..."

Hongyan Yan, Manish Biyani, Kenneth K. O (1999)

> Home

Details and statistics

DOI: 10.1109/4.792614

access: closed

type: Journal Article

metadata version: 2022-07-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/YanBO99
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/YanBO99
Hongyan Yan, Manish Biyani, Kenneth K. O:
A high-speed CMOS dual-phase dynamic-pseudo NMOS ((DP)²) latch and its application in a dual-modulus prescaler. IEEE J. Solid State Circuits 34(10): 1400-1404 (1999)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.