"A Floating-Point 6T SRAM In-Memory-Compute Macro Using Hybrid-Domain ..."

Ping-Chun Wu et al. (2024)

> Home

Details and statistics

DOI: 10.1109/JSSC.2023.3309966

access: closed

type: Journal Article

metadata version: 2024-01-13

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/WuSHRCCKHLSLCLLHTC24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/WuSHRCCKHLSLCLLHTC24
Ping-Chun Wu, Jian-Wei Su, Li-Yang Hong, Jin-Sheng Ren, Chih-Han Chien, Ho-Yu Chen, Chao-En Ke, Hsu-Ming Hsiao, Sih-Han Li, Shyh-Shyuan Sheu, Wei-Chung Lo, Shih-Chieh Chang, Chung-Chuan Lo, Ren-Shuo Liu, Chih-Cheng Hsieh, Kea-Tiong Tang, Meng-Fan Chang:
A Floating-Point 6T SRAM In-Memory-Compute Macro Using Hybrid-Domain Structure for Advanced AI Edge Chips. IEEE J. Solid State Circuits 59(1): 196-207 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.