"A 28-nm 19.9-to-258.5-TOPS/W 8b Digital Computing-in-Memory Processor With ..."

Hao Wu et al. (2025)

> Home

Details and statistics

DOI: 10.1109/JSSC.2024.3409356

access: closed

type: Journal Article

metadata version: 2025-02-13

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/WuCYYWLZ25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/WuCYYWLZ25
Hao Wu, Yong Chen, Yiyang Yuan, Jinshan Yue, Xinghua Wang, Xiaoran Li, Feng Zhang:
A 28-nm 19.9-to-258.5-TOPS/W 8b Digital Computing-in-Memory Processor With Two-Cycle Macro Featuring Winograd-Domain Convolution and Macro-Level Parallel Dual-Side Sparsity. IEEE J. Solid State Circuits 60(1): 347-361 (2025)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.