"A Duty-Cycle-Distortion-Tolerant Half-Delay-Line Low-Power Fast-Lock-in ..."

Jinn-Shyan Wang et al. (2010)

> Home

Details and statistics

DOI: 10.1109/JSSC.2010.2047994

access: closed

type: Journal Article

metadata version: 2020-08-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/WangCLLW10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/WangCLLW10
Jinn-Shyan Wang, Chun-Yuan Cheng, Je-Ching Liu, Yu-Chia Liu, Yi-Ming Wang:
A Duty-Cycle-Distortion-Tolerant Half-Delay-Line Low-Power Fast-Lock-in All-Digital Delay-Locked Loop. IEEE J. Solid State Circuits 45(5): 1036-1047 (2010)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.