default search action
"Analyses and design of bias circuits tolerating output voltages above ..."
Hugo Veenstra et al. (2005)
- Hugo Veenstra, G. A. M. Hurkx, Dave van Goor, Hans Brekelmans, John R. Long:
Analyses and design of bias circuits tolerating output voltages above BVCEO. IEEE J. Solid State Circuits 40(10): 2008-2018 (2005)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.