"A CMOS low-noise and low-power charge sampling integrated circuit for ..."

Suharli Tedja, Jan Van der Speigel, Hugh H. Williams (1995)

> Home

Details and statistics

DOI: 10.1109/4.341737

access: closed

type: Journal Article

metadata version: 2023-05-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/TedjaSW95
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/TedjaSW95
Suharli Tedja, Jan Van der Speigel, Hugh H. Williams:
A CMOS low-noise and low-power charge sampling integrated circuit for capacitive detector/sensor interfaces. IEEE J. Solid State Circuits 30(2): 110-119 (1995)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.