"40-43-Gb/s OC-768 16: 1 MUX/CMU chipset with SFI-5 compliance."

Hai Tao et al. (2003)

> Home

Details and statistics

DOI: 10.1109/JSSC.2003.818575

access: closed

type: Journal Article

metadata version: 2022-04-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/TaoSXBCKLOSSWT03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/TaoSXBCKLOSSWT03
Hai Tao, Derek K. Shaeffer, Min Xu, Saied Benyamin, Vincent Condito, Steffen Kudszus, Qinghung Lee, Adrian Ong, Arvin Shahani, Xiaomin Si, Wayne Wong, Maurice Tarsia:
40-43-Gb/s OC-768 16: 1 MUX/CMU chipset with SFI-5 compliance. IEEE J. Solid State Circuits 38(12): 2169-2180 (2003)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.