"A 120-MHz BiCMOS superscalar RISC processor."

Shigeya Tanaka et al. (1994)

> Home

Details and statistics

DOI: 10.1109/4.280686

access: closed

type: Journal Article

metadata version: 2023-05-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/TanakaHMYYSKBIMSNSS94
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/TanakaHMYYSKBIMSNSS94
Shigeya Tanaka, Takashi Hotta, Fumio Murabayashi, Hiromichi Yamada, Shoji Yoshida, Kotaro Shimamura, Koyo Katsura, Tadaaki Bandoh, Koichi Ikeda, Kenji Matsubara, Kouji Saitou, Tetsuo Nakano, Teruhisa Shimizu, Ryuichi Satomura:
A 120-MHz BiCMOS superscalar RISC processor. IEEE J. Solid State Circuits 29(4): 389-396 (1994)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.