"A 1.5-ns 256-kb BiCMOS SRAM with 60-ps 11-K logic gates."

Nobuo Tamba et al. (1994)

> Home

Details and statistics

DOI: 10.1109/4.328635

access: closed

type: Journal Article

metadata version: 2023-05-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/TambaAAaHKOMKTHHINYFWUOYI94
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/TambaAAaHKOMKTHHINYFWUOYI94
Nobuo Tamba, Akio Anzai, Kazuhiro Akimoto, Masayuki Ohayashi, Toshiro Hiramoto, Tadanori Kokubu, Sohei Ohmori, Tetsuya Muraya, Atsuyuki Kishimoto, Sousuke Tsuji, Hideki Hayashi, Nadateru Handa, Toshio Igarashi, Hiroaki Nambu, Makoto Yoshida, Tsuyoshi Fujiwara, Kunihiko Watanabe, Akihisa Uchida, Masanori Odaka, Kunihiko Yamaguchi, Takahide Ikeda:
A 1.5-ns 256-kb BiCMOS SRAM with 60-ps 11-K logic gates. IEEE J. Solid State Circuits 29(11): 1344-1352 (1994)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.