![](https://dblp.uni-trier.de./img/logo.320x120.png)
![search dblp search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
default search action
"A Stacked CMOS Image Sensor With Array-Parallel ADC Architecture."
Tomohiro Takahashi et al. (2018)
- Tomohiro Takahashi
, Yuichi Kaji, Yasunori Tsukuda
, Shinichiro Futami, Katsuhiko Hanzawa, Takahito Yamauchi
, Ping Wah Wong, Frederick T. Brady, Phil Holden, Thomas Ayers, Kyohei Mizuta, Susumu Ohki, Keiji Tatani
, Hayato Wakabayashi, Yoshikazu Nitta:
A Stacked CMOS Image Sensor With Array-Parallel ADC Architecture. IEEE J. Solid State Circuits 53(4): 1061-1070 (2018)
![](https://dblp.uni-trier.de./img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.