"A 2.6-ns wave-pipelined CMOS SRAM with dual-sensing-latch circuits."

Suguru Tachibana et al. (1995)

> Home

Details and statistics

DOI: 10.1109/4.375970

access: closed

type: Journal Article

metadata version: 2023-05-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/TachibanaHTSYN95
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/TachibanaHTSYN95
Suguru Tachibana, Hisayuki Higuchi, Koichi Takasugi, Katsuro Sasaki, Toshiaki Yamanaka, Yoshinobu Nakagome:
A 2.6-ns wave-pipelined CMOS SRAM with dual-sensing-latch circuits. IEEE J. Solid State Circuits 30(4): 487-490 (1995)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.